Imec introduces CXL Buffer Memory Promising Higher Bit Density Than DRAM

A Game-Changer in Memory Technology

This week, at the 2024 IEEE International Electron Devices Meeting (IEDM), imec, a powerhouse in nanoelectronics and digital tech, launched an intriguing innovation: a

3D integrated charge-coupled device (CCD)

that doubles as a block-addressable buffer memory. Why is this significant? Because it’s designed to tackle the demands of data-heavy applications, especially in the realms of AI and machine learning.

What’s Cooking in the Lab?

So, how does it work? Imec has demonstrated this memory operation using a planar proof-of-concept CCD structure capable of storing a whopping

142 bits

. By leveraging an oxide semiconductor channel material like IGZO, this design ensures long retention times while embracing a cost-effective, 3D NAND-like architecture. This means that the density of the 3D CCD memory could potentially soar way beyond the limitations of traditional DRAM. Imagine a future where your devices can handle even more data without breaking a sweat!

The Rise of CXL and Its Impact

Now, let’s talk about the

Compute Express Link (CXL)

. This new memory interface is shaking things up by offering a fresh approach to memory that complements DRAM in data-intensive computing. Think of CXL type-3 buffer memory as an off-chip reservoir, feeding processor cores with large data blocks through a high-bandwidth CXL switch. It’s a game-changer, especially when you consider how traditional byte-addressable DRAM is struggling to keep up with the demand for cost-effective, high-density memory solutions.

Imec’s Vision for the Future

At IEDM 2024, imec is putting forth its vision of a CCD with an IGZO channel, cleverly integrated into a

3D NAND-Flash string architecture

. This design is a strong contender for CXL type-3 buffer memory, boasting characteristics like block addressability, unlimited endurance, and low fabrication costs. Sounds impressive, right?

As a first step toward real-world applications, imec showcased memory operations of the CCD with IGZO on a 2D proof-of-concept. This structure features an input stage and 142 stages, each capable of storing one bit. The magic happens when charges are injected through the input stage and sequentially transferred across all 142 stages by toggling the phase gate voltages. The results? Over

200 seconds of retention

, an endurance exceeding

10 billion cycles

without a hitch, and a charge transfer speed that tops

6 MHz

. Plus, the ability to store multiple bits adds to its appeal.

The Future is Bright for CCD Technology

Maarten Rosmeulen, imec’s Program Director for Storage Memory, sums it up nicely: “The real value of the proposed buffer memory lies in its ability to be integrated into 3D NAND fashion, with IGZO-based CCD registers integrated into vertically aligned plugs—a concept we now propose for the first time.” He adds that their 3D buffer memory could potentially deliver five times more bit density than what 2D DRAM is expected to offer by 2030.

As imec continues to explore practical 3D implementations with a limited number of word lines, we can only imagine the exciting possibilities this technology holds. With innovations like these on the horizon, the future of memory technology is looking brighter than ever. Are you ready for a memory revolution?

Technology Explained

---

NAND: NAND technology is a type of non-volatile memory that is used in many computer applications. It is a type of flash memory that is used to store data in a non-volatile manner, meaning that the data is not lost when the power is turned off. NAND technology is used in many computer applications, such as solid-state drives, USB flash drives, digital cameras, and memory cards. It is also used in many embedded systems, such as cell phones, tablets, and other consumer electronics. NAND technology is a reliable and cost-effective way to store data, making it a popular choice for many computer applications.

Latest Articles about NAND