Intel’s Emerald Rapids-SP Launched: 64 Cores, 448MB Cache, and Impressive 922W TDP


November 5, 2023 by our News Team

Intel has launched its latest Xeon Scalable processor lineup, the Emerald Rapids-SP, set to launch in December with flagship model, the Xeon Platinum 8592+, boasting 64 cores, 448MB of cache, and adjustable power limits up to 922W for optimized performance for enterprise users.

  • 64 cores, 448MB of cache, and a cTDP of up to 922W
  • Supports advanced instructions such as AVX512 and AMX
  • 2MB of L2 cache per core and a shared L3 cache of 320MB


Intel has just launched its latest addition to the Xeon Scalable processor lineup, the Emerald Rapids-SP. Set to launch in December, these chips bring significant improvements in terms of cores, cache, and power. With the flagship model, the Xeon Platinum 8592+, boasting an impressive 64 cores, 448MB of cache, and a cTDP of up to 922W, Intel is clearly aiming to deliver top-notch performance for enterprise users.
Thanks to a leaked image shared by @792123a, we get an early glimpse of the Qualification Sample (QS) of the Xeon Platinum 8592+. This particular chip is running at a TDP of 350W, showcasing its capabilities even before its official release. Like its predecessor, Sapphire Rapids, the Emerald Rapids-SP utilizes the Intel 7 node and supports advanced instructions such as AVX512 and AMX, which are not present in client chips.
One of the standout features of the Xeon Platinum 8592+ is its cache configuration. With 2MB of L2 cache per core and a shared L3 cache of 320MB, totaling 448MB, this processor ensures efficient data handling and quick access to frequently used information. This is particularly important for tasks that require large amounts of data processing and analysis.
In terms of power limits, the Xeon Platinum 8592+ has a PL1 power limit of 350W and a PL2 limit of 420W. It also has the ability to momentarily consume up to 500W as part of the PL4 specification. What’s interesting is that while the stock TDP is set at 350W, it can be adjusted to as low as 100W or as high as an astonishing 922W. This flexibility allows users to optimize power consumption based on their specific needs and workload requirements.
To showcase the true power of the Emerald Rapids-SP family, Intel shared an image of two 64-core processors running in a 2S configuration. This setup demonstrates the potential for massive parallel processing and highlights the scalability of these chips for demanding enterprise workloads.
The launch of the Emerald Rapids-SP family is scheduled for December 14th, coinciding with the release of the Meteor Lake mobility lineup. With these new processors, Intel aims to cater to the ever-increasing demands of data-intensive tasks and provide enterprise users with the performance they need to tackle complex workloads efficiently.
Overall, Intel’s Emerald Rapids-SP processors promise to deliver impressive performance with their increased core count, enhanced cache configuration, and adjustable power limits. As the December launch approaches, it will be interesting to see how these chips fare in real-world scenarios and how they stack up against the competition.

About Our Team

Our team comprises industry insiders with extensive experience in computers, semiconductors, games, and consumer electronics. With decades of collective experience, we’re committed to delivering timely, accurate, and engaging news content to our readers.

Background Information


About Intel: Intel Corporation, a global technology leader, is for its semiconductor innovations that power computing and communication devices worldwide. As a pioneer in microprocessor technology, Intel has left an indelible mark on the evolution of computing with its processors that drive everything from PCs to data centers and beyond. With a history of advancements, Intel's relentless pursuit of innovation continues to shape the digital landscape, offering solutions that empower businesses and individuals to achieve new levels of productivity and connectivity.

Intel website  Intel LinkedIn

Technology Explained


AVX512: AVX512 is a set of instructions used in modern computer processors to increase the speed and efficiency of certain operations. It stands for Advanced Vector Extensions 512, and it is an extension of the previous AVX instruction set. AVX512 is used in many applications, such as machine learning, artificial intelligence, and data analysis. It is also used in high-performance computing, where it can help speed up complex calculations. By using AVX512, computers can process more data faster and with greater accuracy. This makes it an invaluable tool for businesses and organizations that rely on large amounts of data.


L3 cache: L3 cache is a type of computer memory that is used to store frequently used data and instructions. It is located between the processor and main memory, and is used to reduce the amount of time it takes for the processor to access data from main memory. This helps to improve the overall performance of the computer. In the computer industry, L3 cache is used in many applications, such as gaming, video editing, and web browsing. It can also be used to improve the performance of servers and other high-performance computing tasks. By providing faster access to data, L3 cache can help to reduce the amount of time it takes for a computer to complete a task.


Xeon: The Intel Xeon processor is a powerful and reliable processor used in many computer systems. It is a multi-core processor that is designed to handle multiple tasks simultaneously. It is used in servers, workstations, and high-end desktop computers. It is also used in many embedded systems, such as routers and switches. The Xeon processor is known for its high performance and scalability, making it a popular choice for many computer applications. It is also used in many cloud computing applications, as it is capable of handling large amounts of data and providing high levels of performance. The Xeon processor is also used in many scientific and engineering applications, as it is capable of handling complex calculations and simulations.





Leave a Reply